IRS21094PBF中文资料

更新时间:2023-07-05 04:01:03 阅读: 评论:0

deposit
HALF-BRIDGE DRIVER
Features
法华院•Floating channel designed for bootstrap operation •Fully operational to +600 V
•Tolerant to negative transient voltage, dV/dt
immune
•Gate drive supply range from 10 V to 20 V •Undervoltage lockout for both channels •3.3 V, 5 V , and
15 V input logic compatible •Cross-conduction prevention logic
•Matched propagation delay for both channels •High -side output in pha with IN input •
红丝绒蛋糕
Logic and power ground +/- 5 V offt.
•Internal 540 ns deadtime, and programmable up to 5 µs with one external R DT  resistor (IRS21094)•Lower di/dt gate driver for better noi immunity •Shutdown input turns off both channels.Description
The IRS2109/IRS21094 are high voltage, high speed power MOSFET and IGBT drivers with de-pen dent hig h- and low -side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with stan-dard CMOS or LSTTL output, down to 3.3 V logic.The output drivers feature a high pul current buffer stage designed for minimum driver cross-con-duction. The floating channel can be ud to drive an N-channel power MOSFET or IGBT in the high -side configuration which operates up to 600 V.
Packages
8 Lead SOIC
14 Lead PDIP降本增效合理化建议100条
8 Lead PDIP
14 Lead SOIC
• RoHS compliant
元器件交易网
IRS2109/IRS21094(S)PbF
2
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-eters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.
世界十大美食
满天星蓝色花语Recommended Operating Conditions
咖啡文化基本知识The input/output logic timing diagram is shown in Fig. 1. For proper operation the device should be ud within the recommended conditions. The V and V offt rating are tested with all supplies biad at a 15 V differential.
爱xxNote 1:  Logic operational for V S of -5 V to +600 V.  Logic state held for V S of -5 V to -V BS. (Plea refer to the Design Tip DT97-3 for more details).
Functional Block Diagrams

本文发布于:2023-07-05 04:01:03,感谢您对本站的认可!

本文链接:https://www.wtabcd.cn/fanwen/fan/89/1068309.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

标签:降本增效   文化   蛋糕
相关文章
留言与评论(共有 0 条评论)
   
验证码:
推荐文章
排行榜
Copyright ©2019-2022 Comsenz Inc.Powered by © 专利检索| 网站地图