Stratix II GX Architecture Drivers from internal logic GCLKDRV0v v GCLKDRV1v v GCLKDRV2v v GCLKDRV3v v RCLKDRV0v v RCLKDRV1v v
RCLKDRV2v v
RCLKDRV3v
盐水花生v RCLKDRV4v
v RCLKDRV5v
v RCLKDRV6v
v RCLKDRV7v
什么是朋友v PLL 1 outputs c0v
v v v v v c1v v建筑垃圾处置方案
v v v v c2v
苏毗v v v v v c3v
v v v v v PLL 2 outputs c0v
v v v v v c1v v
v v v v c2v
v v v v v c3v
v v v v v PLL 7 outputs c0v
v v v c1v
v v v c2v
准备金是什么意思v v v c3v v v v Table 2–27.Global and Regional Clock Connections from Left Side Clock Pins and Fast PLL Outputs (Part 2 of 3)
Left Side Global and Regional Clock Network Connectivity C L K 0C L K 1C L K 2C L K 3R C L K 0
R C L K 1
R C L K 2
R C L K 3
R C L K 4
R C L K 5
R C L K 6
R C L K 7
TriMatrix Memory
TriMatrix memory provides three different memory sizes for efficient
application support. The Quartus II software automatically partitions the
ur-defined memory into the embedded memory blocks using the most
efficient size combinations. You can also manually assign the memory to
a specific block size or a mixture of block sizes.
M512 RAM Block
The M512 RAM block is a simple dual-port memory block and is uful
for implementing small FIFO buffers, DSP , and clock domain transfer
applications. Each block contains 576 RAM bits (including parity bits).
女儿M512 RAM blocks can be configured in the following modes:
■
Simple dual-port RAM ■
Single-port RAM ■
FIFO ■
ROM ■Shift register
When configured as RAM or ROM, you can u an initialization file to
pre-load the memory contents.Simple dual-port memory
mixed width support
v v v T rue dual-port memory
mixed width support
v v Power-up conditions
Outputs cleared Outputs cleared Outputs unknown Register clears
Output registers Output registers Output registers Mixed-port read-during-write
Unknown output/old data Unknown output/old data
Unknown output Configurations 512 × 1
256 × 2
128 × 4
64 × 8家庭开支
64 × 9
32 × 16
32 × 184K × 12K × 21K × 4512 × 8512 × 9256 × 16256 × 18
128 × 32
128 × 3664K × 864K × 932K × 1632K × 1816K × 3216K × 368K × 648K × 724K × 128
4K × 144Note to Table 2–19:
(1)Violating the tup or hold time on the memory block address registers could corrupt memory contents. This
applies to both read and write operations.
Table 2–19.TriMatrix Memory Features (Part 2 of 2)
Memory Feature
M512 RAM Block (32×18 Bits)M4K RAM Block (128×36 Bits)M-RAM Block (4K ×144Bits)
Digital Signal Processing (DSP) Block
Figure2–58.DSP Block Diagram for 18 × 18-Bit Configuration
五年级缩写
