I2CFLASH--24C16芯片手册

更新时间:2023-08-03 06:26:00 阅读: 评论:0

1
Features
•Low-voltage and Standard-voltage Operation –2.7 (V CC  = 2.7V to 5.5V)–1.8 (V CC  = 1.8V to 5.5V)
•Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K),1024 x 8 (8K) or 2048 x 8 (16K)•Two-wire Serial Interface
•Schmitt Trigger, Filtered Inputs for Noi Suppression •Bidirectional Data Transfer Protocol
•100 kHz (1.8V) and 400 kHz (2.7V , 5V) Compatibility •Write Protect Pin for Hardware Data Protection
•8-byte Page (1K, 2K), 16-byte Page (4K, 8K, 16K) Write Modes •Partial Page Writes Allowed
•Self-timed Write Cycle (5 ms max)•High-reliability
–Endurance: 1 Million Write Cycles –Data Retention: 100 Years
•Automotive Grade and Lead-free/Halogen-free Devices Available •8-lead PDIP , 8-lead JEDEC SOIC, 8-lead MAP , 5-lead SOT23,8-lead TSSOP and 8-ball dBGA2 Packages
Die Sales: Wafer Form, Waffle Pack and Bumped Wafers
Description
The AT24C01A/02/04/08A/16A provides 1024/2048/4096/8192/16384 bits of rial electrically erasable and programmable read-only memory (EEPROM) organized as 128/256/512/1024/2048 words of 8 bits each. The device is optimized for u in many industrial and commercial applications where low-power and low-voltage operation are esntial. The AT24C01A/02/04/08A/16A is available in space-saving 8-lead PDIP , 8-lead JEDEC SOIC, 8-lead MAP , 5-lead SOT23 (AT24C01A/AT24C02/AT24C04), 8-lead TSSOP , and 8-ball dBGA2 packages and is accesd via a Two-wire rial inter-face. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.
Table 1.  Pin Configuration
Pin Name Function A0 - A2Address Inputs SDA Serial Data SCL Serial Clock Input WP Write Protect NC No Connect GND Ground VCC
Power Supply
8-lead SOIC
8-lead PDIP
8-lead MAP
Bottom View 5-lead SOT23
8-ball dBGA2
Bottom View 8-lead TSSOP
2
AT24C01A/02/04/08A/16A
0180V–SEEPR–8/05
Figure 1.  Block Diagram
Absolute Maximum Ratings
Operating –55°C to +125°C *NOTICE:
Stress beyond tho listed under “Absolute Maximum Ratings” may cau permanent dam-age to the device. This is a stress rating only and functional operation of the device at the or any other conditions beyond tho indicated in the operational ctions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Storage .–65°C to +150°C Voltage on Any Pin
with Respect –1.0V to +7.0V Maximum Operating Voltage ..........................................6.25V DC
5.0 mA
3
AT24C01A/02/04/08A/16A
0180V–SEEPR–8/05
Pin Description
SERIAL CLOCK (SCL): The SCL input is ud to positive edge clock data into each EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for rial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.
DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01A and the AT24C02. As many as eight 1K/2K devices may be addresd on a single bus system (device addressing is discusd in detail under the Device Addressing ction).
The AT24C04 us the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addresd on a single bus system. The A0 pin is a no connect.The AT24C08A only us the A2 input for hardwire addressing and a total of two 8K devices may be addresd on a single bus system. The A0 and A1 pins are no connects.
The AT24C16A does not u the device address pins, which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects.
WRITE PROTECT (WP): The AT24C01A/02/04/08A/16A has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal Read/Write operations when connected to ground (GND). When the Write Protect pin is connected to V CC , the write protection feature is enabled and operates as shown in Table 2.Table 2.  Write Protect
Memory Organization
小飞虎
AT24C01A, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each,the 1K requires a 7-bit data word address for random word addressing.
AT24C02, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each,the 2K requires an 8-bit data word address for random word addressing.
AT24C04, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each,the 4K requires a 9-bit data word address for random word addressing.
幸福就在身边作文AT24C08A, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each,the 8K requires a 10-bit data word address for random word addressing.
AT24C16A, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data word address for random word addressing.
WP Pin Status Part of the Array Protected
义和团运动的性质
24C01A 24C0224C0424C08A 24C16A At V CC Full (1K) Array
Full (2K) Array
Full (4K) Array
Full (8K) Array
Full (16K) Array
At GND
Normal Read/Write Operations
4
AT24C01A/02/04/08A/16A
0180V–SEEPR–8/05
Note:
1.This parameter is characterized and is not 100% tested.
Note:
1.V IL  min and V IH max are reference only and are not tested.
Table 3.  Pin Capacitance (1)
Applicable over recommended operating range from T A  = 25°C, f = 1.0 MHz, V CC  = +1.8V
Symbol Test Condition
Max Units Conditions C I/O Input/Output Capacitance (SDA)8pF V I/O  = 0V C IN Input Capacitance (A 0, A 1, A 2, SCL)
6
pF
V IN  = 0V
Table 4.  DC Characteristics
Applicable over recommended operating range from: T AI  = –40°C to +85°C, V CC  = +1.8V to +5.5V, V CC =+1.8V to +5.5V (unless otherwi noted)
Symbol Parameter Test Condition
Min Typ
Max Units V CC1Supply Voltage    1.8  5.5V V CC2Supply Voltage    2.7  5.5V V CC3Supply Voltage
4.5
5.5V I CC Supply Current V CC  = 5.0V READ at 100 kHz 0.4  1.0mA I CC Supply Current V CC  = 5.0V WRITE at 100 kHz    2.0  3.0mA I SB1Standby Current V CC  = 1.8V V IN  = V CC  or V SS 0.6  3.0µA I SB2Standby Current V CC  = 2.5V V IN  = V CC  or V SS    1.4  4.0µA I SB3Standby Current V CC  = 2.7V V IN  = V CC  or V SS    1.6  4.0µA I SB4Standby Current V CC  = 5.0V V IN  = V CC  or V SS 8.018.0µA I LI Input Leakage Current V IN  = V CC  or V SS 0.10  3.0µA I LO Output Leakage Current V OUT  = V CC or V SS
0.05  3.0µA V IL Input Low Level (1)–0.6V CC  x 0.3V V IH Input High Level (1)
V CC  x 0.7
V CC  + 0.5V V OL2Output Low Level V CC  = 3.0V I OL  = 2.1 mA 0.4V V OL1Output Low Level V CC  = 1.8V
I OL  = 0.15 mA 0.2
V
5
AT24C01A/02/04/08A/16A
0180V–SEEPR–8/05
Note:
巨蟹座标志
1.This parameter is characterized.
Table 5.  AC Characteristics
Applicable over recommended operating range from T AI = –40°C to +85°C, V CC  = +1.8V to +5.5V, V CC  = +2.7V to +5.5V,CL = 1 TTL Gate and 100pF (unless otherwi noted)
Symbol Parameter
1.8-volt
如何读大学
2.7, 5.0-volt Units Min
Max Min
Max f SCL Clock Frequency, SCL 100
蛋黄君400
kHz t LOW Clock Pul Width Low    4.7  1.2µs t HIGH Clock Pul Width High    4.0
0.6
µs t I Noi Suppression Time (1)10050ns t AA Clock Low to Data Out Valid 0.1  4.5
0.10.9
µs t BUF Time the bus must be free before a new transmission can start (1)  4.7  1.2µs t HD.ST A Start Hold Time    4.00.6µs t SU.ST A Start Setup Time    4.70.6µs t HD.DA T Data In Hold Time 00µs t SU.DAT Data In Setup Time 200
100
荷花什么时候开花
ns t R Inputs Ri Time (1)  1.00.3µs t F Inputs Fall Time (1)300
300
ns t SU.STO Stop Setup Time    4.70.6µs t DH Data Out Hold Time 100
50
ns t WR
Write Cycle Time 5
5
ms Endurance (1)  5.0V , 25°C, Byte Mode
1M 1M
柳树作文Write Cycles

本文发布于:2023-08-03 06:26:00,感谢您对本站的认可!

本文链接:https://www.wtabcd.cn/fanwen/fan/82/1127384.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

标签:荷花   时候   开花
相关文章
留言与评论(共有 0 条评论)
   
验证码:
推荐文章
排行榜
Copyright ©2019-2022 Comsenz Inc.Powered by © 专利检索| 网站地图