ADC08100中文资料

更新时间:2023-07-20 10:16:16 阅读: 评论:0

ADC08100
8-Bit,20MSPS to 100MSPS,1.3mW/MSPS A/D Converter
General Description
The ADC08100is a low-power,8-bit,monolithic analog-to-digital converter with an on-chip track-and-hold circuit.Opti-mized for low cost,low power,small size and ea of u,this product operates at conversion rates of 20MSPS to 100MSPS with outstanding dynamic performance over its full operating range while consuming just 1.3mW per MHz of clock frequency.That’s just 130mW of power at 100MSPS.Raising the PD pin puts the ADC08100into a Power Down mode where it consumes just 1mW.
The unique architecture achieves 7.4Effective Bits with 41MHz input frequency.The excellent DC and AC charac-teristics of this device,together with its low power consump-tion and single +3V supply operation,make it ideally suited for many imaging and communications applications,includ-ing u in portable equipment.Furthermore,the ADC08100is resistant to latch-up and the outputs are short-circuit proof.The top and bottom of the ADC08100’s reference ladder are available for connections,enabling a wide range of input possibilities.The digital outputs are TTL/CMOS compatible with a parate output power supply pin to support interfac-ing with 3V or 2.5V logic.The digital inputs (CLK and PD)are TTL/CMOS compatible.
The ADC08100is offered in a 24-lead plastic package (TSSOP)and is specified over the industrial temperature range of −40˚C to +85˚C.
Features
作业用英语怎么说
n Single-ended input
n Internal sample-and-hold function n Low voltage (single +3V)operation n Small package
n
丁香功效
Power-down feature
Key Specifications
n Resolution 8bits n Maximum sampling frequency 100MSPS (min)n DNL 0.4LSB (typ)n ENOB 7.4bits (typ)at f IN =41MHz n THD −60dB (typ)n Guaranteed no missing codes n
Power consumption —Operating:  1.3mW/MSPS (typ)—Power down:1mW (typ)
Applications
n Flat panel displays n Projection systems n Set-top boxes
n Battery-powered instruments n Communications
n Medical scan converters n X-ray imaging
n High speed viterbi decoders n
印的成语Astronomy
Pin Configuration
10137101
December 2002
ADC081008-Bit,100MSPS,1.3mW/MSPS A/D Converter
©2002National Semiconductor Corporation
Ordering Information
ADC08100CIMT TSSOP
ADC08100CIMTX
TSSOP (tape and reel)
Block Diagram
10137102
Pin Descriptions and Equivalent Circuits
Pin No.
Symbol
Equivalent Circuit
Description
6
V IN Analog signal input.Conversion range is V RB to V RT .
3
V RT
Analog Input that is the high (top)side of the reference ladder of the ADC.Nominal range is 1.0V to V A .Voltage on V RT and V RB inputs define the V IN conversion range.Bypass well.See Section 2.0for more information.9
V RM
Mid-point of the reference ladder.This pin should be bypasd to a clean,quiet point in the analog ground plane with a 0.1µF capacitor.
10
V RB
Analog Input that is the low side (bottom)of the
reference ladder of the ADC.Nominal range is 0.0V to (V RT –1.0V).Voltage on V RT and V RB inputs define the V IN conversion range.Bypass well.See Section 2.0for more information.
A D C 08100
2
Pin Descriptions and Equivalent Circuits
(Continued)
Pin No.
Symbol
Equivalent Circuit
Description
23PD
Power Down input.When this pin is high,the converter is in the Power Down mode and the data output pins hold the last conversion result.
24CLK
CMOS/TTL compatible digital clock Input.V IN is sampled on the falling edge of CLK input.
13thru 16and 19thru 22
D0–D7
Conversion data digital Output pins.D0is the LSB,D7is the MSB.Valid data is output just after the rising edge of the CLK input.
7
V IN GND Reference ground for the single-ended analog input,V IN .1,4,12
V A
Positive analog supply pin.Connect to a clean,quiet voltage source of +3V.V A should be bypasd with a 0.1µF ceramic chip capacitor for each pin,plus one 10µF capacitor.See Section 3.0for more information.18DR V D Power supply for the output drivers.If connected to V A ,decouple well from V A .
17DR GND The ground return for the output driver supply.2,5,8,11
AGND
The ground return for the analog supply.
ADC08100
3
Absolute Maximum Ratings
(Notes 1,
2)
If Military/Aerospace specified devices are required,plea contact the National Semiconductor Sales Office/Distributors for availability and specifications.Supply Voltage (V A )
3.8V Driver Supply Voltage (DR V D )V A +0.3V Voltage on Any Input or Output Pin −0.3V to V A Reference Voltage (V RT ,V RB )V A to AGND CLK,OE Voltage Range
−0.3V to (V A +0.3V)
Digital Output Voltage (V OH ,V OL )DR GND to DR V D
Input Current at Any Pin (Note 3)±25mA Package Input Current (Note 3)±50mA
Power Dissipation at T A =25˚C See (Note 4)
ESD Susceptibility (Note 5)Human Body Model Machine Model
2500V 250V
Soldering Temperature,Infrared,10conds (Note 6)235˚C
Storage Temperature
−65˚C to +150˚C
Operating Ratings (Notes 1,2)
Operating Temperature Range −40˚C ≤T A ≤+85˚C
Supply Voltage (V A )
老抽是酱油吗
+2.7V to +3.6V Driver Supply Voltage (DR V D )+2.4V to V A Ground Difference |GND -DR GND|0V to 300mV Upper Reference Voltage (V RT )  1.0V to (V A +0.1V)Lower Reference Voltage (V RB )0V to (V RT −1.0V)
V IN Voltage Range
V RB to V RT
Converter Electrical Characteristics
The following specifications apply for V A =DR V D =+3.0V DC ,V RT =+1.9V,V RB =0.3V,C L =10pF,f CLK =100MHz at 50%duty cycle.Boldface limits apply for T A =T MIN to T MAX :all other limits T A =25˚C (Notes 7,8)Symbol Parameter
Conditions
Typical (Note 9)
Limits (Note 9)
Units (Limits)DC ACCURACY INL Integral Non-Linearity ±0.5±1.3
LSB (max)DNL
h里番Differential Non-Linearity ±0.4
+1.0−0.95LSB (max)LSB (min)Missing Codes
(max)FSE Full Scale Error 18±28mV (max)V OFF
西藏能去旅游Zero Scale Offt Error
26
±35
mV (max)ANALOG INPUT AND REFERENCE CHARACTERISTICS V IN Input Voltage    1.6V RB V (min)V RT
V (max)C IN V IN Input Capacitance V IN =0.75V +0.5Vrms
(CLK LOW)3pF (CLK HIGH)
4
pF R IN R IN Input Resistance >1
M ΩBW Full Power Bandwidth 200MHz
V RT Top Reference Voltage    1.9V A V (max)1.0V (min)V RB Bottom Reference Voltage 0.3V RT −1.0
V (max)0V (min)V RT -V RB Reference Delta
1.6  1.0V (min)
2.3V(max)R REF Reference Ladder Resistance V RT to V RB
220150Ω(min)300Ω(max)I REF
Reference Ladder Current
7.3
5.3mA (min)10.6mA (max)CLK,PD DIGITAL INPUT CHARACTERISTICS V IH Logical High Input Voltage DR V D =V A =3.3V    2.0V (min)V IL Logical Low Input Voltage DR V D =V A =2.7V 0.8
V (max)I IH
Logical High Input Current
V IH =DR V D =V A =3.3V
10
nA
A D C 08100
4
Converter Electrical Characteristics(Continued)
The following specifications apply for V A=DR V D=+3.0V DC,V RT=+1.9V,V RB=0.3V,C L=10pF,f CLK=100MHz at50% duty cycle.Boldface limits apply for T A=T MIN to T MAX:all other limits T A=25˚C(Notes7,8)
Symbol Parameter Conditions Typical
(Note9)
Limits
(Note9)
Units
(Limits)
CLK,PD DIGITAL INPUT CHARACTERISTICS
I IL Logical Low Input Current V IL=0V,DR V D=V A=2.7V−50nA
C IN Logic Input Capacitance3pF DIGITAL OUTPUT CHARACTERISTICS
V OH High Level Output Voltage V A=DR V D=2.7V,I OH=−400µA  2.6  2.4V(min) V OL Low Level Output Voltage V A=DR V D=2.7V,I OL=1.0mA0.40.5V(max) DYNAMIC PERFORMANCE
ENOB Effective Number of Bits f IN=4MHz,V IN=FS−0.25dB7.5Bits
f IN=10MHz,V IN=FS−0.25dB7.57.0Bits(min) f IN=41MHz,V IN=FS−0.25dB,
T A=25˚C
7.3  6.9Bits(min)
f IN=41MHz,V IN=FS−0.25dB,T A
=T MIN to T MAX
7.3  6.8Bits(min)
f IN=49.8MHz,V IN=FS−0.25dB7.2Bits
SINAD Signal-to-Noi&Distortion f IN=4MHz,V IN=FS−0.25dB47dB
f IN=10MHz,V IN=FS−0.25dB4743.9dB(min) f IN=41MHz,V IN=FS−0.25dB,
T A=25˚C
4643.3dB(min) f IN=41MHz,V IN=FS−0.25dB,T A
=T MIN to T MAX
4642.7dB(min) f IN=49.8MHz,V IN=FS−0.25dB45dB
SNR Signal-to-Noi Ratio f IN=4MHz,V IN=FS−0.25dB47dB
f IN=10MHz,V IN=FS−0.25dB4744dB(min) f IN=41MHz,V IN=FS−0.25dB46.542.8dB(min) f IN=49.8MHz,V IN=FS−0.25dB45.8dB
SFDR Spurious Free Dynamic Range f IN=4MHz,V IN=FS−0.25dB61dBc f IN=10MHz,V IN=FS−0.25dB60dBc f IN=41MHz,V IN=FS−0.25dB63dBc f IN=49.8MHz,V IN=FS−0.25dB54dBc
THD Total Harmonic Distortion f IN=4MHz,V IN=FS−0.25dB−61dBc f IN=10MHz,V IN=FS−0.25dB−60dBc f IN=41MHz,V IN=FS−0.25dB-60dBc f IN=49.8MHz,V IN=FS−0.25dB−54dBc
HD22nd Harmonic Distortion f IN=4MHz,V IN=FS−0.25dB-62dBc f IN=10MHz,V IN=FS−0.25dB−60dBc f IN=41MHz,V IN=FS−0.25dB-63dBc f IN=49.8MHz,V IN=FS−0.25dB−54dBc
HD33rd Harmonic Distortion f IN=4MHz,V IN=FS−0.25dB−68dBc f IN=10MHz,V IN=FS−0.25dB−65dBc f IN=41MHz,V IN=FS−0.25dB-64dBc f IN=49.8MHz,V IN=FS−0.25dB−68dBc
IMD Intermodulation Distortion f1=9MHz,V IN=FS−6.25dB
f2=10MHz,V IN=FS−6.25dB
-48dBc
POWER SUPPLY CHARACTERISTICS
I A Analog Supply Current DC Input4150mA(max)
f IN=10MHz,V IN=FS−3dB41mA(max)
ADC08100
5
Converter Electrical Characteristics
(Continued)
The following specifications apply for V A =DR V D =+3.0V DC ,V RT =+1.9V,V RB =0.3V,C L =10pF,f CLK =100MHz at 50%duty cycle.Boldface limits apply for T A =T MIN to T MAX :all other limits T A =25˚C (Notes 7,8)
Symbol
Parameter
Conditions
Typical (Note 9)
盲僧神拳Limits (Note 9)
Units (Limits)POWER SUPPLY CHARACTERISTICS DR I D
Output Driver Supply Current
DC Input
12
mA (max)f IN =10MHz,V IN =FS −3dB 8mA (max)
I A +DRI D
Total Operating Current
DC Input
4252
mA (max)
f IN =10MHz,V IN =FS −3dB,PD =Low 49CLK Low,PD =Hi 0.2PC
Power Consumption
DC Input
126156
mW (max)f IN =10MHz,V IN =FS −3dB,PD =Low 147mW CLK Low,PD =Hi
0.6mW PSRR 1Power Supply Rejection Ratio FSE change with 2.7V to 3.3V change in V A
54dB PSRR 2
Power Supply Rejection Ratio
SNR change with 200mV at 1MHz on supply
TBD
dB
AC ELECTRICAL CHARACTERISTICS f C1Maximum Conversion Rate 125100
MHz (min)f C2Minimum Conversion Rate 20
MHz t CL Minimum Clock Low Time    4.5ns (min)t CH Minimum Clock High Time    4.5ns (min)t OH Output Hold Time CLK Ri to Data Invalid    4.4ns t OD Output Delay
CLK Ri to Data Valid
5.98.5
ns (max)Pipeline Delay (Latency)  2.5Clock Cycles
t AD Sampling (Aperture)Delay CLK Fall to Acquisition of Data    1.5ns t AJ
Aperture Jitter
2
ps rms
Note 1:Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.Operating Ratings indicate conditions for which the device is functional,but do not guarantee specific performance limits.For guaranteed specifications and test conditions,e the Electrical Characteristics.The guaranteed specifications apply only for the test conditions listed.Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2:All voltages are measured with respect to GND =AGND =DR GND =0V,unless otherwi specified.
Note 3:When the input voltage at any pin exceeds the power supplies (that is,less than AGND or DR GND,or greater than V A or DR V D ),the current at that pin should be limited to 25mA.The 50mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25mA to two.
Note 4:The absolute maximum junction temperature (T J max)for this device is 150˚C.The maximum allowable power dissipation is dictated by T J max,the junction-to-ambient thermal resistance (θJA ),and the ambient temperature (T A ),and can be calculated using the formula P D MAX =(T J max −T A )/θJA .In the 24-pin TSSOP ,θJA is 92˚C/W,so P D MAX =1,358mW at 25˚C and 435mW at the maximum operating ambient temperature of 85˚C.Note that the power consumption of this device under normal operation will typically be about 162mW (126mW quiescent power +12mW reference ladder power +24mW to drive the output bus capacitance).The values for maximum power dissipation listed above will be reached only when the ADC08100is operated in a vere fault condition (e.g.,when input or output pins are driven beyond the power supply voltages,or the power supply polarity is reverd).Obviously,such conditions should always be avoided.Note 5:Human body model is 100pF capacitor discharged through a 1.5k Ωresistor.Machine model is 220pF discharged through ZERO Ohms.
Note 6:See AN-450,“Surface Mounting Methods and Their Effect on Product Reliability”,or the ction entitled “Surface Mount”found in any post 1986National Semiconductor Linear Data Book,for other methods of soldering surface mount devices.
Note 7:The analog inputs are protected as shown below.Input voltage magnitudes up to V A +300mV
音标48个音标表
or to 300mV below GND will not damage this device.However,errors in the A/D conversion can occur if the input goes above DR V D or below GND by more than 100mV.For example,if V A is 2.7V DC the full-scale input voltage must be ≤2.6V DC to ensure accurate conversions.
A D C 08100
6

本文发布于:2023-07-20 10:16:16,感谢您对本站的认可!

本文链接:https://www.wtabcd.cn/fanwen/fan/82/1106695.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

下一篇:MP3423_r0.6
标签:西藏   神拳   旅游   盲僧
相关文章
留言与评论(共有 0 条评论)
   
验证码:
推荐文章
排行榜
Copyright ©2019-2022 Comsenz Inc.Powered by © 专利检索| 网站地图