囧娃专利名称：Data packing in a 32-bit DMA architecture
三本考研
发明人：Shashank Dabral,Ramanujan K Valmiki
invitation申请号：US11483018
maci申请日：20060707
公开号：US07444442B2
公开日：棒棒糖制作
20081028
专利内容由知识产权出版社提供
i will always be with you>electra
专利附图：
摘要：A method of reducing data transfer overheads in a 32-bit bus interface unit direct memory access architecture. The method compris the steps of identifying the optimal number of data elements, that can be accesd as a single full-word transfer,tting data packing criteria and analysing the data pattern and determining the impact
of offt direction on data packing. If the packing criteria are met, the data is compacted and fetched in four bytes or two half-words in one transaction by performing a full-word transfer instead of a partial transfer. If the packing criteria are not met, a single byte or a single half word is fetched. This invention provides a system for reducing data transfer overheads. The system compris of an external address generation unit for generating external memory address and corresponding byte enables and a read local address generation unit for generating internal memory address and corresponding byte enables.kdn
leader是什么意思申请人：Shashank Dabral,Ramanujan K Valmiki
地址：Flat No. 601, Kalyan Apartments, Sector-24, Indira Nagar Lucknow, Uttar Pradesh 226016 IN,Villa No. 23-1, Adarsh Palm Meadows, Airport Varthur-Whitefield Road, Ramagundahalli Bangalor
ikae, Karnataka 560066 IN
国籍：IN,IN
代理人：Ash Tankha
更多信息请下载全文后查看
