DRC format for stacked CMOS design

更新时间:2023-07-07 04:16:56 阅读: 评论:0

obvious>harbor专利名称:DRC format for stacked CMOS design
height什么意思
发明人:Yao-Jen Chuang,Nien-Yu Tsai,Wen-Ju Yang
申请号:US14058478
申请日:20131021高考英语作文万能句子
公开号:US09038010B2
公开日:
20150519
学习资料
专利内容由知识产权出版社提供
henryford
专利附图:
摘要:The prent disclosure relates a method of performing a design rule checking (DRC) procedure on a multi-tiered integrated chip. In some embodiments, the method is performed by defining layer databas for a plurality of tiers within a multi-tiered integrated chip. The layer databas respectively identify design layers within an北京新东方地址
associated tier. A DRC (design rule checking) deck is then generated, which defines one or more individual design layer definitions as a function of a plurality of layer databas, so that the one or more individual design layer definitions are defined for a plurality of tiers. One or more design rules for the one or more individual design layer definitions are defined within the DRC deck. Since the individual design layer definitions are defined as functions of the plurality of layer databas, the design rules apply to the plurality of tiers.
申请人:Taiwan Semiconductor Manufacturing Co., Ltd.
地址:Hsin-Chu TW
昆明会计培训班国籍:TWcorporate
代理机构:Eschweiler & Associates, LLC
环球雅思英语培训更多信息请下载全文后查看

本文发布于:2023-07-07 04:16:56,感谢您对本站的认可!

本文链接:https://www.wtabcd.cn/fanwen/fan/78/1082990.html

版权声明:本站内容均来自互联网,仅供演示用,请勿用于商业和其他非法用途。如果侵犯了您的权益请与我们联系,我们将在24小时内删除。

相关文章
留言与评论(共有 0 条评论)
   
验证码:
推荐文章
排行榜
Copyright ©2019-2022 Comsenz Inc.Powered by © 专利检索| 网站地图