无错

ansys蜂窝板模型纯净无错版命令流

ansys蜂窝板模型纯净无错版完整命令流

/PREP7

BOPTN,KEEP,0

BOPTN,NWARN,0

BOPTN,VERS,RV52

BTOL,0.05,

*SET,mat_longth,0.030

*SET,mat_width,0.030

*SET,skin_thickness,0.0005

*SET,cfrpthickness,0.00006

*SET,cell_size,0.006

*SET,du_long,nint(mat_longth/(1.732050808*cell_size)+1)

*SET,du_wide,nint(mat_width/(3*cell_size)+1)

*SET,panel_thickness,0.01

!MaterialProperties

*SET,cfrpyoung,70e9

*SET,cfrppoiss,0.3

*SET,cfrpdens,2730

*SET,hcyoung,70e9

*SET,hcpoiss,0.3

*SET,hcdens,2730

ET,1,SHELL93!8nodetriangleforclamp

R,1,skin_thickness

r,2,cfrpthickness

!materialdefinition

!Mat1(skin)

mp,ex,1,cfrpyoung

mp,dens,1,cfrpdens

mp,prxy,1,cfrppoiss

!Mat2(HC)

mp,ex,2,hcyoung

mp,dens,2,hcpdens

mp,prxy,2,hcpoiss

k,1,0*cell_size,1*cell_size,0

k,2,0.866025404*cell_size,0.5*cell_size,0

k,3,0.866025404*cell_size,-0.5*cell_size,0

k,4,0*cell_size,-1*cell_size,0

k,5,-0.866025404*cell_size,-0.5*cell_size,0

k,6,-0.866025404*cell_size,0.5*cell_size,0

k,10000,0,0,0

k,10001,0,0,panel_thickness

L,1,2

L,2,3

L,3,4

L,4,5

L,5,6

L,6,1

L,10000,10001

ADRAG,1,2,3,4,5,6,7

AGEN,2,ALL,,,-0.866025404*cell_size,1.5*cell_size,0,100,0,0

BOPTN,KEEP,0

BOPTN,NWARN,0

BOPTN,VERS,RV52

BTOL,1e-006,

AOVLAP,all

AGEN,DU_LONG,ALL,,,1.732050808*cell_size,0,0,200,0,0

AOVLAP,all

AGEN,DU_WIDE,ALL,,,0,3*cell_size,0,100000,0,0

AOVLAP,all

k,2000000,-2*cell_size,-1*cell_size,panel_thickness

k,2000001,-2*cell_size,MAT_WIDTH,panel_thickness

k,2000002,MAT_LONGTH,-1*cell_size,panel_thickness

k,2000003,MAT_LONGTH,MAT_WIDTH,panel_thickness

RECTNG,-2*cell_size,MAT_LONGTH+cell_size,-

1*cell_size,MAT_WIDTH+cell_sizeBOPTN,KEEP,0

BOPTN,NWARN,0

BOPTN,VERS,RV52

BTOL,1e-006,

AOVLAP,all

WPOFFS,,,panel_thickness

RECTNG,-2*cell_size,MAT_LONGTH+cell_size,-1*cell_

size,MAT_WIDTH+cell_sizeAOVLAP,all

/AUTO,1!适合窗口

/REP,FAST

NUMMRG,NODE,,,,LOWNUMMRG,KP,,,,LOW

wpro,,,90.000000

ASBW,all

/AUTO,1!fitwindows

/REP,FAST

ASEL,S,LOC,X,-100,0

/REPLOT

ADELE,all

ALLSEL,ALL

/AUTO,1

/REP,FAST

wpro,,90.000000,

ASBW,all

/AUTO,1

/REP,FAST

ASEL,S,LOC,Y,-10000,0

/REPLOT

ADELE,all

ALLSEL,ALL

/AUTO,1

/REP,FAST

wpoff,0,0,-mat_width

ASBW,all

/AUTO,1

/REP,FAST

ASEL,S,LOC,Y,mat_width,100000

/AUTO,1

/REP,FAST

ADELE,all

ALLSEL,ALL

/AUTO,1

/REP,FAST

wpoff,0,mat_longth,0

wpro,,90.000000,

ASBW,all

ASEL,S,LOC,X,mat_longth,10000

ADELE,all

ALLSEL,ALL

/AUTO,1

/REP,FAST

ESIZE,1/8*panel_thickness,0

ASEL,S,LOC,Z,0.01*panel_thickness,0.99*panel_thickness

amesh,all

al,s,loc,z,0,0

amesh,all

al,s,loc,z,1*panel_thickness,1*panel_thicknessamesh,all

al,all

FINISH

/SOL!加载FINISH